1. A semiconductor integrated circuit device having a dynamic RAM, said dynamic RAM comprising a memory array, a RAM control section, an ECC-codec circuit, and an ECC controller, said RAM control section comprising a command decoding section responsive to an external command from the outside of said dynamic RAM for decoding the external command and a super self-refresh control circuit, said super self-refresh control circuit being contained within said RAM control section, wherein:
said command decoding section is also adapted to receive an internal command generated inside said dynamic RAM and to decode the internal command;
said ECC controller comprises a command generating section and an address generating section, said address generating section being contained within said ECC controller;
said command decoding section delivers a start instruction signal representative of encoding to said ECC controller when an entry command is decoded as the external command;
said command generating section of said ECC controller delivers, upon reception of the start instruction signal, a first operation mode signal representative of the encoding and simultaneously makes said address generating section of said ECC controller sequentially generate addresses corresponding to operation timings of the first operation mode signal and supplies the addresses to said memory array;
said ECC-codec circuit carries out, upon reception of the first operation mode signal, an encoding operation of producing a check bit for error detectioncorrection with reference to information data stored in said memory array and writes the check bit into a predetermined region of said memory array;
said command generating section of said ECC controller delivers, upon completion of the encoding operation by said ECC-codec circuit, a first end signal as the internal command to said command decoding section;
said super self-refresh control circuit of said RAM control section starts, when said command decoding section receives and decodes the first end signal as the internal command, a super self-refresh operation which has a refresh cycle lengthened within an allowable range of error occurrence by an error correcting operation using the check bit.
2. A semiconductor integrated circuit device as claimed in claim 1, wherein:
the entry command is supplied by a user to said dynamic RAM.
3. A semiconductor integrated circuit device as claimed in claim 1, wherein:
said command decoding section delivers, when an exit command as the external command is decoded, a stop instruction signal representative of decoding to said ECC controller;
said super self-refresh control circuit of said RAM control section finishes the super self-refresh operation when said command decoding section decodes the exit command;
said command generating section of said ECC controller delivers, upon reception of the stop instruction signal, a second operation mode signal representative of the decoding and simultaneously makes said address generating section of said ECC controller sequentially generate addresses corresponding to operation timings of the second operation mode signal and supplies the addresses to said memory array;
said ECC-codec circuit carries out, upon reception of the second operation mode signal, a decoding operation of reading the check bit for error detectioncorrection from the predetermined region of said memory array and corrects, with reference to the check bit and the information data stored in said memory array, an error in the information data to rewrite the information data;
said command generating section of said ECC controller delivers, upon completion of the decoding operation by said ECC-codec circuit, a second end signal as the internal command to said command decoding section.
4. A semiconductor integrated circuit device as claimed in claim 3, wherein:
said RAM control section automatically starts a self-refresh operation and holds data in response to the second end signal.
5. A semiconductor integrated circuit device as claimed in claim 3, wherein:
said RAM control section subsequently receives a refresh operation instruction from the outside and holds data.
6. A semiconductor integrated circuit device as claimed in claim 3, wherein:
the entry command and the exit command are supplied by a user to said dynamic RAM.
7. A semiconductor integrated circuit device having a dynamic RAM, said dynamic RAM comprising a memory array, a RAM control section, an error correction circuit, and a BIST (built-in self-test) controller, said RAM control section comprising a command decoding section responsive to an external command from the outside of said dynamic RAM for decoding the external command, wherein:
said command decoding section is also adapted to receive an internal command generated inside said dynamic RAM and to decode the internal command;
said BIST controller comprises a command generating section and an address generating section, said address generating section being contained within said BIST controller;
said command decoding section delivers a start instruction signal representative of checking to said BIST controller when a BIST entry command is decoded as the external command;
said command generating section of said BIST controller delivers, upon reception of the start instruction signal, an operation mode signal representative of the checking and simultaneously makes said address generating section of said BIST controller sequentially generate addresses corresponding to operation timings of the operation mode signal and supplies the addresses to said memory array;
said error correction circuit produces, upon reception of the operation mode signal, write data corresponding to the addresses sequentially generated, writes the write data into a predetermined region or an entire region of said memory array, produces expectation data corresponding to the addresses sequentially generated, compares the expectation data with information data read from said memory array, detects an error in the information data, and, upon completion of error detection, delivers an end signal as the internal command to said command decoding section;
delivery of the start instruction signal being stopped when said command decoding section receives and decodes the end signal as the internal command.
8. A semiconductor integrated circuit device as claimed in claim 7, wherein:
the BIST entry command is supplied by a user to said dynamic RAM.
9. A semiconductor integrated circuit as claimed in claim 7, wherein:
said BIST controller further comprises a register circuit which holds the result of the error detection;
said BIST controller makes said register circuit deliver the result of error detection to the outside when said command decoder receives a readout instruction as the external command.
10. A semiconductor integrated circuit device as claimed in claim 3, wherein:
said ECC-codec circuit further comprises a register circuit which holds an error detection signal of said ECC-codec circuit as a result of error detection;
said ECC-codec circuit makes said register circuit deliver the result of error detection to the outside when said command decoder receives a readout instruction as the external command.
11. A semiconductor integrated circuit device as claimed in claim 3, wherein:
said ECC controller further comprises a register circuit which holds an error location detection instruction of said ECC controller as a result of the error detection;
said ECC controller makes said register circuit deliver the result of error detection to the outside when said command decoder receives a readout instruction as the external command.
12. A semiconductor integrated circuit device as claimed in claim 3, wherein:
sequential decoding is used in decoding an error correction code in said super self-refresh operation, error location detection being executed by backward cyclic shift of a cyclic shift register, other operations being executed by forward cyclic shift.
The claims below are in addition to those above.
All refrences to claim(s) which appear below refer to the numbering after this setence.
1. An interface comprising:
a test adapter comprising:
a test adapter frame having a face;
a cover connected to said test adapter frame;
an engagement mechanism, said engagement mechanism comprising:
an engagement member having a top, first and second sides extending in a first direction from said top, and a threaded member extending from said top in a second direction opposite said first direction; and
a clip connected to each of said first and second sides of said engagement member; and
a handle rotatably connected to said cover, wherein said handle comprises:
a lever extending outside said cover; and
a threaded portion engaged with said threaded member;
wherein said engagement member moves within said test adapter toward and away from said face of said test adapter frame when said handle is rotated back and forth.
2. An interface according to claim 1 further comprising:
a receiver comprising:
a frame having first and second sides;
a groove on each of said first and second sides of said frame for receiving a clip on said test adapter.
3. An interface according to claim 1, wherein said test adapter frame further comprises:
an inner portion having a hollow therein through which at least one of said clips extends; and
an outer portion extending over said clips.
4. An interface according to claim 1, wherein said inner portion further comprises a guide post extending therefrom.
5. An interface according to claim 1, wherein said handle further comprises a substantially cylindrical portion extending through an opening in said cover and having a groove therein.
6. An interface according to claim 1 wherein a plurality of clips extend from each of said first and second sides of said engagement member.
7. An interface according to claim 1, wherein said test adapter further comprises a collar.
8. An interface according to claim 7, where said collar is connected to said test adapter frame.
9. A test adapter according to claim 1 wherein said threaded member is die-cast integrally with said engagement member.
10. An interface comprising:
a test adapter assembly comprising:
a test adapter frame having a face;
a cover connected to said test adapter frame; and
an engagement assembly comprising:
an engagement member having first and second ends, said first end being adjacent said cover;
a screw extending from said first end and through a hole in said cover; and
a handle having a threaded portion engaged with said screw; and
a clip connected to said second end of said engagement member.
11. An interface according to claim 10 wherein said screw is die-cast integrally with said engagement member.
12. An interface according to claim 10 wherein said cover comprises a recessed portion for a person to grip said cover.
13. An interface according to claim 12 wherein said recessed portion is filled with rubber.
14. An interface according to claim 10 wherein said test adapter frame comprises a recessed portion for a person to grip said cover.
15. An interface according to claim 14 wherein said recessed portion is filled with rubber.
16. An interface device according to claim 10 further comprising:
a receiver comprising:
a frame having a groove for receiving a clip on said test adapter.
17. An interface device according to claim 10 further comprising:
a receiver comprising:
a frame having first and second sides;
a groove on each of said first and second sides of said frame for receiving a clip on said test adapter.
18. An interface comprising:
a test adapter comprising:
a test adapter frame; and
a cover connected to said test adapter frame, said cover and said frame forming a cavity having an open face;
a receiver comprising a receiver frame, said receiver frame having an open face opposing said open face of said test adapter; and
engagement means for engaging said test adapter with said receiver, wherein said engagement means comprises:
a lever rotatably connected to said cover of said test adapter, said lever having a threaded portion;
an engagement member comprising:
a body;
a screw means extending from said body, said screw means having threads engaged with said threaded portion of said lever;
clip means connected to said body; and
clip receiving means on said receiver frame for engaging with said clip means.